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ABSTRACT
Wepropose amemory-model-aware static program analysismethod
for accurately analyzing the behavior of concurrent software run-
ning on processors with weak consistency models such as x86-TSO,
SPARC-PSO, and SPARC-RMO. At the center of our method is a
unified framework for deciding the feasibility of inter-thread in-
terferences to avoid propagating spurious data flows during static
analysis and thus boost the performance of the static analyzer. We
formulate the checking of interference feasibility as a set of Datalog
rules which are both efficiently solvable and general enough to
capture a range of hardware-level memory models. Compared to
existing techniques, our method can significantly reduce the num-
ber of bogus alarms as well as unsound proofs. We implemented
the method and evaluated it on a large set of multithreaded C pro-
grams. Our experiments show themethod significantly outperforms
state-of-the-art techniques in terms of accuracy with only moderate
runtime overhead.
CCS CONCEPTS
• Software and its engineering → Automated static analysis;
Formal software verification;
KEYWORDS
Concurrency, Abstract interpretation, Thread-modular reasoning,
Datalog, Relaxed memory model, TSO, PSO, RMO
1 INTRODUCTION
Concurrent software written for modern computer architectures,
though ubiquitous, remains challenging for static program analysis.
Although abstract interpretation [13] is a powerful static analysis
technique and prior thread-modular methods [19, 40, 47–49] mit-
igated interleaving explosion, none was specifically designed for
software running on weakly consistent memory. This is a serious
deficiency since weakly consistent memory may exhibit behaviors
not permitted by uniprocessors. For example, slowmemory accesses
may be delayed, increasing performance, but also introducing addi-
tional inter-thread non-determinism. Thus, multithreaded software
running on such processors may exhibit erroneous behaviors not
manifesting on sequentially consistent (SC) memory.
Consider x86-TSO (total store order) as an example. Under TSO,
each processor has a store buffer caching memory write opera-
tions so they do not block the execution of subsequent instruc-
tions [4]. Conceptually, each processor has a queue of pending
writes to be flushed to memory at a later time. The flush occurs
non-deterministically at any time during the program’s execution.
This delay between the time a write instruction executes and the
time it takes effect may cause the write to appear reordered with
subsequent instructions within the same thread. Figure 1 shows an
example where the assertion holds under SC but not TSO. Since x
and y are initialized to 0 and they are not defined as atomic vari-
ables, the write operations (x=1 and y=1) may be stored in buffers,
one for each thread, and thus delayed after the read operations.
void thread1 () {
x = 1;
a = y;
}
void thread2 () {
y = 1;
b = x;
}
assert( !(a == 0 && b == 0) );
Figure 1: The assertion holds under SC, but not under x86-
TSO, SPARC-PSO, and SPARC-RMO memory models.
SPARC-PSO (partial store order) permits even more non-SC be-
haviors: it uses a separate store buffer for each memory address.
That is, x=1 and y=1within the same thread may be cached in differ-
ent store buffers and flushed tomemory independently. This permits
the reordering of a write to x with a subsequent read from y, but
also with a subsequent write (e.g., to variable z) in the same thread.
The situation is similar under SPARC-RMO (relaxed-memory order).
We detail how such relaxation leads to errors in Section 2.
Broadly speaking, existing thread-modular abstract interpreters
fall into two categories, neither modeling weak-memory related
behaviors. The first are SC-specific [17, 18, 40]: they are designed
to be flow-sensitive in terms of modeling thread interactions but
consider only behaviors compatible with the SC memory. The sec-
ond [47–49] are oblivious to memory models (MM-oblivious): they
permit all orderings of memory-writes across threads. Therefore,
MM-oblivious methods may report spurious errors (bogus alarms)
whereas SC-specific methods, although more accurate for SC mem-
ory, may miss real errors on weaker memory (bogus proofs). This
flaw is not easy to fix using conventional approaches [49]. For exam-
ple, maintaining relational invariants at all program points makes
the analysis prohibitively expensive. In Section 2, we use examples
to illustrate issues related to these techniques.
We propose the first thread-modular abstract interpreter for
analyzing concurrent programs under weakly consistent memory.
Our method models thread interactions with flow-sensitivity, and is
memory-model specific: it models memory operations assuming a
processor-level memory model, as shown in Figure 2. In this figure,
the boxes with bold text highlight our main contributions.
Our method builds on a unified framework for modeling the
memory consistency semantics. Specifically, the feasibility of thread
interactions is formulated as a constraint problem via Datalog: it
is efficiently solvable in polynomial time, and adaptable to various
hardware-level memory models. Additionally, our method handles
thread interactions in a flow-sensitive fashion while being thread-
modular. Analyzing one thread at a time, as opposed to the entire
program, increases efficiency, especially for large programs. How-
ever, unlike prior MM-oblivious methods we do not join all the
effects of remote stores before propagating them to a thread, thus
preserving accuracy. Overall, our method differs from the state-of-
the-art, which either are non-thread-modular [14, 17, 39, 45] or not
specifically targeting weak memory [40, 47–49].
Our method also differs significantly from techniques designed
for bug hunting as opposed to obtaining correctness proofs. For
example, in concurrency testing, stateless dynamic model check-
ing [22, 25] was extended from SC to weaker memory models [1,
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Figure 2: FruitTree: Our memory-model-aware, thread-
modular, static program analysis procedure.
2, 16, 32, 51, 52, 67]. In bounded model checking, Alglave et al. [8]
modeled weak memory through code transformation or direct sym-
bolic encoding [7, 9]. However, these methods cannot be used to
verify properties: if they do not find bugs, it does not mean the
program is correct. In contrast, our method, like other abstract
interpreters, is geared toward obtaining correctness proofs.
We implemented our new method in a tool named FruitTree,
using Clang/LLVM [5] as the C front-end, Apron [37] for abstract
domains, and the µZ [30] Datalog engine in Z3 [15]. We evalu-
ated FruitTree on 209 litmus tests, and 52 larger multithreaded
programs totaling of 61,981 lines of C code. Reachability proper-
ties were expressed as embedded assertions. Our results show that
FruitTree is significantly more accurate than state-of-the-art tech-
niques with moderate runtime overhead.
Specifically, we compared FruitTree against the MM-oblivious
analyzer of Miné [49], the SC-specific thread-modular analyzer
Watts [40], and a non thread-modular analyzer named Duet [17,
18]. On the litmus tests, FruitTree is more accurate than the other
three methods. On the larger benchmarks, including Linux device
drivers, FruitTree proved 4,577 properties, compared to 1,752
proved by Miné’s method.
To summarize, we make the following contributions:
• We propose a memory-model aware static analysis method
based on thread-modular abstract interpretation.
• We introduce a declarative analysis framework for deduc-
ing the feasibility of thread-interferences on weak memory.
• We implement and evaluate our method on a set of bench-
marks to demonstrate its high accuracy and moderate run-
time overhead.
The remainder of this paper is organized as follows. First, we
motivate our technique via examples in Section 2. Then, we pro-
vide background on memory models and abstract interpretation in
Section 3. We present our new declarative analysis for checking the
feasibility of thread inferences in Section 4, followed by the main
algorithm for thread-modular abstract interpretation in Section 5.
We present our experimental results in Section 6, review related
work in Section 7, and conclude in Section 8.
2 MOTIVATION
Consider the program in Figure 3. The assertion holds under SC,
TSO, PSO, and RMO. But, removing the fence causes it to fail under
PSO and RMO. In this section, we showwhyMM-oblivious methods
may generate bogus errors, why SC-specific ones may generate
bogus proofs, and how our new method fixes both issues.
2.1 Behaviors under SC, TSO, PSO, and RMO
First, note that the assertion in Figure 3 holds under SC since each
thread executes its instructions in program order, i.e., x = 5 takes
void thread1 () {
x = 5;
fence;
y = 10;
}
void thread2 () {
if (y == 10) {
assert(x == 5);
}
}
Figure 3: The assertion always holds, but if the fence is re-
moved, the assertion may fail under PSO and RMO.
effect before y = 10. So, thread two observing y to be 10 implies x
must have been set to 5.
Next, we explain why the assertion holds under TSO [4]. TSO
permits the delay of a store after a subsequent load to a disjoint
memory address (as in Figure 1). This program-order relaxation is
a performance optimization, e.g., buffering slow stores to speed
up subsequent loads. However, since all stores in a thread go into
the same buffer, TSO does not allow the reordering of two stores
(thread 1, Figure 3). Thus, even without the fence, x = 5 always
takes effect before y = 10, meaning the assertion holds.
Next, we show why removing the fence causes the assertion to
fail under PSO and RMO. Both permit store–store reordering by
allowing each processor to have a separate store buffer for each
memory address. Thus x and y are in separate buffers. Since buffers
are flushed to memory independently, with the fence removed,
y = 10 may take effect before x = 5, as if the two instructions
were reordered in this thread. Thus, the second thread may read 10
from y before 5 is written to x in global memory, thus causing the
assertion to fail.
The fence is important because it forces all stores issued before
the fence to be visible to all loads issued after the fence, i.e., x = 5
takes effect before y = 10, even under PSO and RMO. Thus, the
assertion holds again.
2.2 Ineffectiveness of Existing Methods
MM-oblivious methods [47–49] report bogus alarms because they
were not designed for weak memory, and they ignore the causal-
ity of inter-thread data flows. Thus, they tend to drastically over-
approximate the interferences between threads.
For example, an MM-oblivious static analysis may work as fol-
lows. First, it analyzes each thread as if it were a sequential program.
Then, it joins the effects of all stores on global memory—known as
the thread interferences. Next, it individually analyzes each thread
again, this time in the presence of the thread interferences computed
from the previous iteration: when a thread performs a memory read,
the value may come from any one of these thread interferences.
This iterative process repeats until a fixed point is reached.
Next, we demonstrate how the MM-oblivious analyzer works
on Figure 3. Consider the thread interferences to be a map from
variables to abstract values in the interval domain [13]. Thread
1 generates interferences x 7→ [5, 5] and y 7→ [10, 10]. Within
thread 2, the load of y may read from local memory, [0, 0], or the
interference [10, 10]. Thus, y = [0, 0] ⊔ [10, 10] = [0, 10], where ⊔
is the join operator in the interval domain. Similarly, the load of x
may read from local memory, [0, 0], or the interference [5, 5], i.e.,
x = [0, 5]. Thus, the assertion is incorrectly reported as violated.
While our previous example used the non-relational interval
domain the bogus alarm remains when using a relational abstract
domain: the propagation of interferences in MM-oblivious methods
is inherently non-relational. Inferences map variables to a single val-
ues, causing all relations to be forgotten. Conventional approaches
Program in Figure 1 Program in Figure 3
Method with fences without fences with fences without fences
SC TSO PSO/RMO SC TSO PSO/RMO SC TSO PSO/RMO SC TSO PSO/RMO
(bogus) (bogus) (bogus) (bogus) (bogus) (bogus) (bogus) (bogus) (bogus)
MM-oblivious (e.g. [47–49]) alarm alarm alarm alarm alarm alarm alarm alarm alarm alarm alarm alarm
(bogus) (bogus) (bogus) (bogus) (bogus) (bogus) (bogus) (bogus)
SC-specific (e.g. [17, 18, 40]) proof proof proof proof proof proof proof proof proof proof proof proof
Our method proof proof proof proof alarm alarm proof proof proof proof proof alarm
Figure 4: Comparing the effectiveness of various methods in handling the example programs in Figure 1 and Figure 3.
cannot easily fix this since maintaining relational invariants at all
global program points is prohibitively expensive.
In contrast, prior SC-specific methods [17, 18, 40] do not report
bogus alarms: they assume x = 5 takes effect before y = 10. This
leads to more accurate analysis results for SC, but is unsound under
weak memory, e.g., they miss the assertion failure in Figure 3 under
PSO or RMO when the fence is removed.
Figure 4 summarizes the ineffectiveness of prior techniques on
the programs in Figures 1 and 3 with and without fences. Note
that in Figure 1 the fence instruction may be added between the
write and read instructions of both threads. The table in Figure 4
shows how prior MM-oblivious methods report bogus alarms, prior
SC-specific methods report bogus proofs, while our new method
eliminates both.
2.3 How Our Method Handles Memory Models
Some prior techniques lead to bogus alarms because they over-
approximate thread interferences, i.e., they allow a load to read
from any remote store regardless of whether such a data flow, or
combination of flows, is feasible, while others lead to missed bugs
because they under-approximate thread interferences, i.e., they do
not allow any non-SC data flow. Consider Figure 3: the load of
x may read 0 or 5, and the load of y may read 0 or 10, but the
combination of x reading 0 and y reading 10 is infeasible. Realizing
this, our method checks the feasibility of interference combinations
under weak-memory semantics before propagating them.
Toward this end, we propose two new techniques. The first is
the flow-sensitive propagation of thread interferences. Instead of
eagerly joining all interfering stores, we handle each combination
separately. The second is a declarative modeling of the memory
consistency semantics general enough to capture SC, TSO, PSO,
and RMO [4, 58, 65]. Together, these techniques prune infeasible
combinations of thread interferences such as x and y reading 0 and
10, respectively, in Figure 3.
Our new method analyzes thread 2 in Figure 3 by considering
four different interference combinations, ρ1–ρ4, separately.
• ρ1 = y 7→ [0, 0] and x 7→ [0, 0],
• ρ2 = y 7→ [10, 10] and x 7→ [5, 5],
• ρ3 = y 7→ [0, 0] and x 7→ [5, 5],
• ρ4 = y 7→ [10, 10] and x 7→ [0, 0].
We gain accuracy in two ways. First, we remove spurious values
caused by an eager join (e.g., we no longer have y = [0, 10]). Sec-
ond, we query a lightweight constraint system to quickly deduce
infeasibility of an interference combination on demand. ρ1, ρ2, and
ρ3 are all feasible but they do not cause assertion failures.
Our check for infeasibility of an interference combination is
implemented using Datalog (Horn clauses within finite domains),
solvable in polynomial time. We will provides details of this con-
straint system in Section 4. For now, consider ρ4 in Figure 3: it is
infeasible (unless we assume the program runs under PSO or RMO
with the fence removed). We deduce infeasibility as follows:
• y = 10 has executed (it is being read from),
• thus x = 5 has executed (due to the program-order require-
ment on SC and TSO, and the fence on PSO and RMO),
• so the load of x must not read from its initial value [0, 0].
This deduction leads to a formal proof that ρ4 can not exist in any
concrete execution. Since the combinations ρ1−3 do not violate the
assertion, and ρ4 is proved to be infeasible, the property is verified.
3 PRELIMINARIES
In this section, we review weak memory models at the processor
level (as opposed to the programming language level) and static
program analysis based on abstract interpretation.
3.1 Concurrent Programs
We are concernedwith a program consisting of a finite set of threads.
Each thread assesses a set {a,b, c, . . .} of local variables. All threads
access a set {x ,y, z, . . .} of global variables via load and store in-
structions. A thread creates a child thread with ThreadCreate, and
waits it to terminate with ThreadJoin.
We represent a program using a set G = {G1, . . . ,Gk } of flow
graphs. Each flow graphG ∈ G, where G = ⟨N ,n0,δ⟩, is a thread:
N ⊆ N is the set of program locations of the thread, n0 ∈ N is the
entry point, and δ is the transition relation. That is, (n′,n) ∈ δ iff
there exists an edge from n′ to n.
Each program location n ∈ N is associated with an atomic in-
struction that may be a load, store, or fence. Non-atomic statements
such as y = x+1, where both x and y are global variables, can be
transformed to a sequence of atomic instructions, e.g., the load a =
x followed by the store y = a+1, where a is a local variable in both
cases. When accessing variables on the global memory, threads
may use a special fence instruction to impose a strict program order
between memory operations issued before and after the fence.
3.2 Memory Consistency Models
The simplest memory model is sequential consistency (SC) [43]. SC
corresponds to a system running on a single coherent memory time-
shared by operations executed from different threads. There are two
important characteristics of SC: the program-order requirement and
the write-atomicity requirement. The program-order requirement
says that the processor must ensure that instructions within a
thread take effect in the order they appear in the program. The
write-atomicity requirement says that the processor must maintain
the illusion of a single sequential order among operations from all
Which Program-Order Relaxation Is Allowed? Write-Atomicity
Memory Model R(v1)→R(v1) R(v1)→W(v1) W(v1)→R(v1) W(v1)→W(v1) R(v1)→R(v2) R(v1)→W(v2) W(v1)→R(v2) W(v1)→W(v2) read own
write early
SC [43] no no no no no no no no no
TSO [55, 65] no no no* no no no yes no yes
PSO [65] no no no* no no no yes yes yes
RMO [58, 65] no no no* no yes yes yes yes yes
Figure 5: Allowed relaxations of various processor-levelmemorymodels (cf. [4]).v1 andv2 are distinct variables, and * indicates
rule needs to be relaxed to allow read-own-write-early behaviors (see Section 4.6 for explanation).
threads. That is, the effect of any store operation must take effect
and become visible either to all threads or to none of the threads.
SC is an ideal memory model: In real CPUs, the hardware-level
memory models are often weaker than SC, and can be characterized
by their corresponding relaxations of the program-order and write-
atomicity requirements as shown in Figure 5. Here, R(v1) →W (v2)
is a read of v1 followed by a write of v2 in the same thread.
Specifically, TSO allows x=1;a=y to be reordered as a=y;x=1,
according to W(v1)→R(v2) in Column 8, where v1 is x and v2
is y. PSO further allows x=1;y=2 reordered to y=2;x=1, accord-
ing to W(v1)→W(v2) in Column 9. As shown in Section 2, these
program-order relaxations, conceptually, are the effect of store
buffering, which delay the stores past subsequent stores/loads
within a thread. Neither TSO nor PSO permits the delay of a load.
Weaker still is RMO, which permits the relaxations of R(v1)→R(v2)
and R(v1)→W(v2), as shown in Columns 6 and 7 of the table in
Figure 5.
By relaxing the write-atomicity requirement, all three weaker
memory models allow a thread to read its own write early. That is,
the thread can read a value it has written before the value reaches
the global memory and hence becomes visible to other threads.
3.3 Abstract Interpretation
Abstract interpretation is a popular technique for conducting static
program analysis [13]. In this context, a numerical abstract domain
defines, for every n ∈ N of the program, a memory environment
s . It is a map from each program variable to its abstract value1.
Consider intervals, which map each variable to a region defined
by the lower and upper bounds. For a program with two integer
variables x and y where both may have any value initially, the
memory environment associated with the entry point n0 ∈ N is
s0 = {x 7→ ⊤,y 7→ ⊤}, where ⊤ = (−∞,+∞). After executing x =
1, the memory environment becomes s1 = {x 7→ [1, 1],y 7→ ⊤}.
The process of computing s1 based on s0 is represented by the
transfer function of x = 1. Additionally, the join is defined as
[l1,u1] ⊔ [l2,u2] = [min(l1, l2),max(u1,u2)]. The partial-order rela-
tion is defined as [l1,u1] ⊑ [l2,u2] if and only if l1 ≥ l2 and u1 ≤ u2.
For example [1, 3] ⊔ [7, 10] = [1, 10] and [4, 6] ⊑ [1, 10].
We use S to denote the set of all memory environments. S is
a lattice with properly defined top (⊤) and bottom (⊥) elements,
join (⊔), partial-order (⊑), and a widening operator [13]. Each node
n ∈ N has a transfer function t ∈ S → S, taking an environment
s ′ ∈ S as input (before executing the atomic operation in n) and
returns a new environment s ∈ S as output.
Let TFunc ∈ N → (S → S) be a map from each node to its
transfer function. For example, given a node n ∈ Nwhose operation
1For ease of presentation we assume a variable maps to a single value. Our analysis
can trivially use relational domains.
is x = a+1, if s ′ = {x 7→ [1, 3],a 7→ [2, 5]}, the new environment
is s = (TFunc(n))(s ′) = {x 7→ [3, 6],a 7→ [2, 5]}.
The goal of an abstract interpreter is to compute an environment
mapM ∈ (N→ S) over-approximating the memory state at every
program location. M , typically, initially maps all variables in the
entry node to ⊤, and all variables in other nodes to ⊥. Then, it
iteratively applies the transfer function TFunc(n) and joins the
resulting environments for all n, until they reach a fixed point.
Without getting into more details (refer to the literature [13]),
we define the sequential analyzer as a fixed-point computation with
respect to the function AnalyzeSeq ∈ (N→ S) → (N→ S):
AnalyzeSeq(M) = n 7→ (TFunc(n))(
⊔
(n′,n)∈δ
M(n′))
Here, M(n′) is the environment produced by a predecessor node
n′ of n, and s ′ = ⊔(n′,n)∈δ M(n′) is the join of these environments.
(TFunc(n))(s ′) is the new memory environment produced by exe-
cuting the operation in n. Applying this function to all nodes of a se-
quential program until a fixed point leads to an over-approximated
memory state for each program location.
However, directly applying the sequential analyzer to each ex-
ecution of a multithreaded program is not practical because it
leads to an exponential complexity. Instead, thread-modular tech-
niques [40, 47–49] iteratively apply AnalyzeSeq to each thread, as if
it were a sequential program, and then merge/propagate the global
memory effects across threads. The iterative process continues until
memory environments in all threads stabilize.
Since each thread is analyzed in isolation, this approach is more
scalable than non-thread modular techniques. However, it may
result in accuracy loss because the analyzer for each thread relies
on a coarse-grained abstraction of interferences from other threads.
When analyzing a thread t in the presence of a set of threads T , for
example, the interferences are the effects of global memory stores
from all t ′ ∈ T . The interferences are a map (V→ 2S) from each
variable v ∈ V read by thread t to the set of memory environments
produced by interfering stores, where V is the set of all program
variables, and 2S is the power set of S.
Prior thread-modular techniques [47–49] eagerly join all interfer-
ing memory states from the other threads in T before propagating
them to the current thread t . As such, they often introduce bogus
store-to-load data flows into the static analysis or miss valid store-
to-load data flows. In the remainder of this paper, we present our
method for mitigating this problem.
4 DECIDING INTERFERENCE FEASIBILITY
In this section, we describe our newmethod for quickly deciding the
feasibility of a combination of store-to-load data-flows under a given
memory model. An interference combination is a set ic = {(l , s), . . .}
where each (l , s) ∈ ic is a load l and an interfering store s .
Checking the feasibility of ic is formulated as a deductive anal-
ysis with inputs: (1) the flow graph of the current thread, (2) the
flow graphs of all interfering threads, and (3) the existing set of
store-to-load data flows represented by {(l , s)|(l , s) ∈ ReadsFrom}.
The output of this deductive analysis is the relationMustNotRead-
From. (l , s) ∈ MustNotReadFrom means the load l must not read
from the store s since our analysis proved the data flow from s to l
is infeasible given the input ReadsFrom relation in ic .
Consider the program in Figure 3 as an example. One thread
interference combination we want to check is the load of y from
y=10 and the load of x from the initial value 0. Let these load
and store instructions be denoted ly , s10y , lx , and s0x , respectively.
Then, the feasibility problem is stated as follows: given (ly , s10y ) ∈
ReadsFrom, check if (lx , s0x ) ∈ MustNotReadFrom.
4.1 Notations
Before presenting the details of our feasibility checking procedure,
we define a set of unary and binary relations over instructions and
program variables. Specifically, (s1,v1) ∈ IsLoad denotes s1 is a load
of variablev1, and (s2,v2) ∈ IsStore denotes s2 is a store to variable
v2. We use (s1, _) ∈ IsLoad if we do not care about the variable.
Similarly, we use f ∈ IsFence to denote that f is a fence. We
also use IsLLMembar, IsLSMembar, IsSLMembar, IsSSMembar to
denote load–load, load–store, store–load, and store–store memory
barriers as defined in the SPARC architecture [65]; for example,
a load–store membar prevents loads before the barrier from being
reordered with subsequent stores.
We define binary relations over instructions s1 and s2: the first
four relations (Dominates, NotReachableFrom, ThreadCreates,
ThreadJoins) are determined by the program’s flow graphs. Based
on them, we deduce the MHB relation, which must be satisfied by
all program executions. The ReadsFrom relation comes from the
given ic , from which we deduce theMustNotReadFrom relation.
(s1, s2) ∈ Dominates means that s1 dominates s2 in the control flow
graph of a thread.
(s1, s2) ∈ NotReachableFrom means that s1 cannot be reached from s2
in the control flow graph of a thread.
(s1, s2) ∈ ThreadCreates means s1 is the thread creation and s2 is the
first operation of the child thread.
(s1, s2) ∈ ThreadJoins means s1 is the thread join and s2 is the last
operation of the child thread.
(s1, s2) ∈ MHB means that s1 must happen before s2 in all executions of
the program.
(s1, s2) ∈ ReadsFrom means that s1 is a load that reads the value written
by the store s2 .
(s1, s2) ∈ MustNotReadFrom means that s1 must not read from the
value written by s2 .
Consider Figure 3 again, where we want to check if the load
of y in the second thread reads from y=10, then is it possible for
the load of x to read from the initial value 0? In this case, we
encode the assumption as (ly , s10y ) ∈ ReadsFrom. Next, we deduce
the MustNotReadFrom relation. Finally, we check if (lx , s0x ) ∈
MustNotReadFrom.
4.2 Relaxing the Program-Order Requirement
To model the program order imposed by different memory models,
we define a new relationNoReorder such that (s1, s2) ∈ NoReorder
if the reordering of s1 and s2 within the same thread is not allowed.
We define the rules forNoReorder based on the allowed program-
order relaxations for different memory models (Figure 5).
For SC, NoReorder is defined as:
⊤ (under SC)(s1, s2) ∈ NoReorder
That is, no reordering is ever allowed under SC (row SC Figure 5).
For TSO, NoReorder is defined as:
(s1, _) ∈ IsLoad (under TSO)(s1, s2) ∈ NoReorder
(s2, _) ∈ IsStore (under TSO)(s1, s2) ∈ NoReorder
Under TSO, two operations (s1, s2) can not reorder in six of the
eight cases. The first rule above disallows Columns 2, 3, 6, and 7
(Figure 5), while the second disallows Columns 3, 5, 7, and 9. Thus,
reordering is permitted in two cases: Columns 4 and 8.
Although this is counter-intuitive, note thatW (v1) → R(v1)
(Column 4) may be reordered in our analysis under TSO (and PSO
and RMO) for soundness: it permits read-own-write-early behaviors.
We detail this shortly in Section 4.6.
For PSO, NoReorder is defined as:
(s1, _) ∈ IsLoad (under PSO)(s1, s2) ∈ NoReorder
(s1, v1) ∈ IsStore ∧ (s2, v1) ∈ IsStore (under PSO)(s1, s2) ∈ NoReorder
Under PSO, two operations (s1, s2) can not reorder in five of the
eight cases. The first rule above disallows Columns 2, 3, 6, and 7,
while the second disallows Column 5. Thus, reordering is permitted
only in the remaining three cases (Columns 4, 8, and 9).
For RMO, the inference rules are defined as:
(s1, v1) ∈ IsLoad ∧ (s2, v1) ∈ IsLoad (under RMO)(s1, s2) ∈ NoReorder
(s1, v1) ∈ IsLoad ∧ (s2, v1) ∈ IsStore (under RMO)(s1, s2) ∈ NoReorder
(s1, v1) ∈ IsStore ∧ (s2, v1) ∈ IsStore (under RMO)(s1, s2) ∈ NoReorder
Similarly, the above inference rules can be directly translated from
Columns 2, 3, and 6 of the table in Figure 5.
4.3 Handling Fences and Memory Barriers
Next, we present the ordering constraints imposed by fences and
memory barriers. We consider four variants of the membar instruc-
tion, which prevents loads and/or stores before the membar from
being reordered with subsequent loads and/or stores [65].
∧(s1, m) ∈ Dominates ∧ (m, s2) ∈ Dominates
m ∈ IsLLMembar ∧ (s1, _) ∈ IsLoad ∧ (s2, _) ∈ IsLoad
(s1, s2) ∈ NoReorder
∧(s1, m) ∈ Dominates ∧ (m, s2) ∈ Dominates
m ∈ IsLSMembar ∧ (s1, _) ∈ IsLoad ∧ (s2, _) ∈ IsStore
(s1, s2) ∈ NoReorder
∧(s1, m) ∈ Dominates ∧ (m, s2) ∈ Dominates
m ∈ IsSLMembar ∧ (s1, _) ∈ IsStore ∧ (s2, _) ∈ IsLoad
(s1, s2) ∈ NoReorder
∧(s1, m) ∈ Dominates ∧ (m, s2) ∈ Dominates
m ∈ IsSSMembar ∧ (s1, _) ∈ IsStore ∧ (s2, _) ∈ IsStore
(s1, s2) ∈ NoReorder
We also model fences in terms of membars since they prevent
loads and stores from being reordered with subsequent loads and
stores as well.
(s, ssta) ∈ ThreadCreates
(s, ssta) ∈ MHB
(s, send ) ∈ ThreadJoins
(send, s) ∈ MHB
(1)
∧ (s1, s2) ∈ NoReorder
(s1, s2) ∈ Dominates ∧ (s2, s1) ∈ NotReachableFrom
(s1, s2) ∈ MHB
(2)
(s1, s2) ∈ MHB ∧ (s2, s3) ∈ MHB
(s1, s3) ∈ MHB
(3)
∧ (l, v) ∈ IsLoad ∧ (s1, v) ∈ IsStore ∧ (s2, v) ∈ IsStore
(l, s1) ∈ ReadsFrom ∧ (s1, s2) ∈ MHB
(l, s2) ∈ MHB
(4)
Figure 6: Deduction rules forMHB (must-happen-before).
(l, s) ∈ MHB
(l, s) ∈ MustNotReadFrom (5)
∧(l1, v) ∈ IsLoad ∧ (l2, v) ∈ IsLoad ∧ (s2, v) ∈ IsStore
(l1, s1) ∈ ReadsFrom ∧ (l1, s2) ∈ MHB ∧ (s2, l2) ∈ MHB
(l2, s1) ∈ MustNotReadFrom
(6)
Figure 7: Deduction rules for theMustNotReadFrom.
f ∈ IsFence
f ∈ IsLLMembar
f ∈ IsFence
f ∈ IsLSMembar
f ∈ IsFence
f ∈ IsSLMembar
f ∈ IsFence
f ∈ IsSSMembar
In addition to fences explicitly added to the program, there are
fences implicitly added to thread routines such as lock/unlock and
signal/wait. For example, in the code snippet x = 1; lock(lk);
a = y; unlock(lk), there is a fence inside lock(lk), to en-
sure x = 1 always takes effect before a = y. This is how most
modern programming systems guarantee data-race-freedom [3]
to application-level code (i.e., programs without data races have
only SC behaviors). Thus, we model every call sc to a POSIX thread
routine using sc ∈ IsFence.
4.4 Rules for DeducingMustNotReadFrom
We divide our inference rules into two groups. The first (Figure 6)
use the relations ThreadCreates, ThreadJoins, Dominates, and
NoReorder to generate the must-happen-before (MHB) relation.
Rule (1) states that if the instruction s creates a thread with
entry instruction ssta, then s must happen before ssta. Similarly,
if instruction s joins a thread with exit instruction send , then send
must happen before s .
Rule (2) states that if s1 dominates s2 within a thread’s CFG,
and s1 is not reachable from s2, (i.e., no loop encompasses both s1
and s2), then, if permitted by the memory model, s1 must happen
before s2. Figure 8 exemplifies this rule: the loop in the left CFG is
outside the Dominates edge, thus (s1, s2) ∈ NotReachableFrom.
The loop in the right CFG encompasses the Dominates edge, thus
(s1, s2) < NotReachableFrom.
Rule (3) states that the MHB relation is transitive: if s1 must
happen before s2, and s2 must happen before s3, then s1 must happen
before s3. Correctness follows from the definition of MHB.
Rule (4) states that if a load l reads from the value written by the
store s1, then l must happen before some second store to the same
variable s2 takes effect. This is intuitive because, if s2 takes effect
s1
s2
DOMINATES
s1
s2
DOMINATES
Figure 8: Example illustrating Rule (2)
s1
l
READSFROM
s2
MHB
MHB
Store(v)
Load(v)
Store(v)
Figure 9: Example illustrating Rule (4)
l1
s2
MHB
l2
MustNotReadFrom
MHB
Store(v)
Load(v)
Store(v)
s1
READSFROM
Load(v)
Figure 10: Example illustrating Rule (6).
before l (but after the first store s1), then l can no longer read from
s1. Figure 9 exemplifies this rule. Its correctness is obvious.
The second group of inference rules (Figure 7) takes the relations
MHB and ReadsFrom and generates theMustNotReadFrom re-
lation. Recall that if a load-store pair (l , s) ∈ MustNotReadFrom,
the value stored by s can never flow to l . Thus,MustNotReadFrom
may be used to eliminate infeasible data flows.
Rule (5) states that if a load l must happen before a store s , then l
cannot read from s . This follows from the definition of MHB. Note
that a store s “happens” when it propagates to main memory.
Rule (6) states that if a load l1 reads from a store s1, and l1 must
happen before some other store s2, and s2 must happen before a
second load l2, then l2 cannot read from s1. Figure 10 exemplifies
this rule. This is correct because l2 reading from s1 would mean s1
takes effect after s2 thus preventing l1 from reading s1.
4.5 Soundness and Incompleteness
When deciding the feasibility of an interference combination our
analysis is designed to be sound but incomplete. By sound we mean
it permits all possible program behaviors allowed by a memory
model. Therefore, if it says a certain interference combination is
infeasible it must be infeasible. However, there is no guarantee
every infeasible interference combination will be found.
Incompleteness is expected: the intent is a quick pruning of in-
feasible combinations before the computationally expensive thread-
level analysis. The overhead of insisting on completeness would
outweigh its benefit: the feasibility checking problem, in the worst
case, is as hard as program verification itself, which is undecidable.
Now, we formally state the soundness of our deductive proce-
dure. First, our deduction of the NoReorder relation relaxing the
program order requirement, from Figure 5, is sound.
Theorem 4.1. Let s1 and s2 be two instructions in the same thread.
If our rules deduce (s1, s2) ∈ NoReorder, then the reordering of s1
and s2 is not allowed by the corresponding memory model.
The proof of this theorem is straightforward, since our inference
rules for deducing NoReorder directly follow the memory model
semantics provided by Adve and Gharachorloo [4] in Figure 5.
Next, we note that, given the ReadsFrom relation, the deduction
of theMustNotReadFrom relation is also sound.
Theorem 4.2. Let l and s be two instructions. If our rules deduce
to (l , s) ∈ MustNotReadFrom, then l cannot read from s .
The proof of this theorem is straightforward: it amounts to proofs
of Rules (1)–(6). During the previous presentation, we have argued
why each rule is correct. More formal proofs can be obtained via
proof-by-contradiction, which is straightforward.We omit the details
for brevity.
4.6 Relaxing the Write-Atomicity Requirement
Our method soundly models buffer forwarding, which corresponds
to the write-atomicity requirement (Column 10 Figure 5). This
allows a thread to read its own write before the written value is
flushed to the memory, thus becoming visible to other threads. This
is modeled in both the thread-level analyzer (AnalyzeSeq) and the
deduction rules.
AnalyzeSeq captures the relaxation for free. During this analysis
each thread is treated as a sequential program: all loads read their
values from the preceding writes within the same thread.
The deduction rules for NoReorder (Section 4.2) always per-
mit the reordering of a store with a subsequent load of the same
variable (Column 4, Figure 5). That is, if (s1,v1) ∈ IsStore and
(s2,v1) ∈ IsLoad, we do not deduce (s1, s2) ∈ NoReorder due to
buffer forwarding (even though it is counter-intuitive). Within a
thread t , it may appear to be the case that the store and load are
reordered from the perspective of all threads t ′ , t . Forbidding
this reordering would be equivalent to forcing a full flush of the
store-buffers before every load, thus prohibiting any thread from
reading its own store earlier than other threads.
void thread1 () {
x = 1; // s1
a = x; // s2
b = y; // s3
}
void thread2 () {
y = 1; // s4
fence; // s5
c = x; // s6
}
assert( !(a ==1 && b == 0 && c == 0) );
Figure 11: Write atomicity example under TSO.
Figure 11 exemplifies the requirement of this relaxation. First,
the assertion may be violated under TSO. An error trace is: x = 1;
a = 1; b = 0; y = 1; flush y; c = 0; flush x. To permit
this trace, we must allow the following interference combination:
s2 reads from s1, s3 reads from the initial value 0, and s6 reads from
the initial value 0. This combination is feasible only when we avoid
enforcing the program order between s1 and s2. Specifically, the
statements in thread 2 follow program order (s4, s5, s6) from the
fence. In thread 1, s2 and s3 are ordered since they are added to
NoReorder under TSO. But, statements s1 and s2 are not added to
NoReorder, thus preventing the assertion from being (incorrectly)
verified.
5 THE THREAD-MODULAR ANALYSIS
Next, we present the integration of our interference analysis (Sec-
tion 4) with a thread-modular analyzer. The thread-modular ana-
lyzer itself is standard, whose full details may be found in several
prior works including [48, 49] and [40]. Thus, our presentation
of the analyzer itself will be terse. Instead, we shall focus on our
main contribution, which is adding the capability of deducing in-
feasible interference combinations for weak-memory models: our
method is sound for not only SC but also TSO, PSO, and RMO. Prior
techniques were either MM-oblivious, or sound only for SC.
Given a load l of v , the interferences on l , within the thread-
modular analysis, are the environments after all stores to v from
other threads. The function n(G) takes a graph as input and returns
the nodes of the graph. The interferences on the loads in a thread
G is the least fixed point of the function Interfs′.
Interfs′(G,M, I ) = l 7→ {e} ∪ I (l)
where e is the environment after a remote store s < n(G)
to the same variable as loaded by load l ∈ n(G)
Interfs(G,M) = lfp(Interfs′(G,M), I⊥)
We use Interfs′(G,M, I ) as shorthand for Interfs′(G,M)(I ), where
Interfs′(G,M) is a partially-applied function, and use I⊥ as the ini-
tial map from loads to interfering-environments, i.e., one mapping
all nodes to {⊥}. lfp computes the least fixed point. Interfs′ depends
on the existence of M , a map from each program location, in all
threads, to an environment. We show shortly that the computation
ofM and the interferences is done in a nested fixed point.
We refer to an interference combination, ic ∈ (N 7→ S), as a map
from a load l to the memory environment after a store instruc-
tion from which l reads. This differs slightly from the definition
of Section 4 where it is defined as a set of load-stores pairs. The
two can be easily converted as the analysis keeps track of all the
environments associated with each store. Given the set of interfer-
ences I from Interfs, the set of all interference-combinations are
all permutations of selecting a single environment from I for each
load. The iterative thread-modular analysis separately considers
each interference-combination thus increasing accuracy.
The thread analyzer adapts the sequential analyzer (AnalyzeSeq,
Section 3) to use interference-combinations. AnalyzeTM′ takes a
threadG and an interference combination ic and computes the input
environment e for some node n in G by joining the environment
after the predecessors of n with n’s environment in ic , denoted ic(n).
Then, e is passed to n’s transfer function to updateM(n).
AnalyzeTM′(G, ic,M) = n 7→ TFunc(n)(e)
where e =
⊔
(n′,n)∈t(G)
M(n′) ⊔ ic(n)
AnalyzeTM(G, ic) = lfp(AnalyzeTM′(G, ic),M⊥)
AnalyzeTM is the least fixed point of AnalyzeTM′. t(G) returns
the transition-relation of a graph. M⊥ is the initial memory map
mapping the entry nodes of each thread to ⊤ and all others to ⊥.
Given a set of threads Gs and a set of interference-combinations I ,
applying AnalyzeTM to each G ∈ Gs and each ic ∈ I computes the
analysis over all threads.
What remains is to show how the thread analyzer and the calcu-
lation of interferences can be done simultaneously since they are
dependent: the interference computation depends on the analysis
result, M , and the analysis result depends on the set of interfer-
ences, I . The solution is a nested fixed point: the outer computation
produces M , and the inner computation produces I . The process
iterates untilM (and thus I ) reach a fixed point.
Analyze(G,M) = M ′
where I = Interfs(G,M)
I ′ = FilterFeasible(I )
M ′ = JoinMM(map(AnalyzeTM(G), I ′))
AnalyzeAll′(Gs,M) = JoinMM(map(Analyze(M),Gs))
AnalyzeAll(Gs) = lfp(AnalyzeAll′(Gs),M⊥)
Analyze operates as follows: first, it takesM , the current analysis
results over all threads, and computes the interferences, I , wrt
the thread under test, G. The function FilterFeasible integrates the
thread-level analyzer with the feasibility analysis of Section 4. It
expands the interferences I into a set of interference combinations
I ′, and filters any infeasible combination.
Specifically, given the interferences on a thread, I = {(l1 7→
{e1, e2, . . .}), (l2 7→ {e3, e4, . . .}) . . .}, FilterFeasible creates all com-
binations of pairing each load to a single interfering environment,
e.g., Ie = {{⟨l1, e1⟩, ⟨l2, e3⟩, . . .}, {⟨l1, e2⟩, ⟨l2, e3⟩, . . .}, . . .}. Then, it
maps each environment in Ie to the associated store generating the
environment, e.g., Is = {{⟨l1, s1⟩, ⟨l2, s3⟩}, . . .}. Each set of pairs
of load and store statements in Is is then passed to the deduction
analysis of Section 4. If it is infeasible, it is discarded, otherwise it
is added to the set I ′ returned by FilterFeasible.
map(AnalyzeTM(G), I ′) ∈ 2(N 7→S) is the set of the results of
applying AnalyzeTM(G, i) for each i ∈ I ′. Specifically,map ∈ (A→
B) → 2A → 2B takes a function f and a set S , and returns a set
containing the application of f on each element of S .
JoinMM ∈ (2(N 7→S) → (N 7→ S)) takes the join of memory
environments on matching nodes across a set of maps to join them
into a single map. Similarly,AnalyzeAll′ joins the results of applying
Analyze to the set Gs of threads. AnalyzeAll computes the fixed
point of AnalyzeAll′ starting with the initial mapM⊥.
The following is a high-level example. Initially, each thread G is
analyzed in the presence ofM⊥ resulting in the set of interferences,
I , being empty (all stores map to ⊥). The results of analyzing each
thread are merged into a new mapM . Each thread is then analyzed
usingM , resulting in the sets I and I ′ to be (potentially) non-empty,
causing AnalyzeTM to be called once per-combination. Within a
thread, the results ofAnalyzeTM are joined, then, across threads, the
results of Analyze are joined, creating M ′. The procedure repeats,
thus growing the size ofM , I , and I ′ untilM = M ′.
We handle loops the same way as in prior techniques (e.g., [40]).
Given a load l within a loop the previously described analysis can
generate an infinite number of interference combinations for l ,
e.g., when l is within an infinite loop. Loops are unrolled when
possible, and, when not, we join all the feasible interfering memory
environments into a single value. An interfering environment e is
infeasible to interfere on l if the store generating e must-happen
after l ; otherwise, it is feasible. This is sound for verifying assertions
embedded in a concurrent program [40].
6 EXPERIMENTS
We implemented our weak-memory-aware abstract interpreter in a
tool named FruitTree, building upon open-source platforms such
as LLVM [5], Apron [37], and µZ [30]. Specifically, we use LLVM
to translate C programs into LLVM bit-code, based on which we
perform static analysis. We use the Apron library to manipulate
abstract domains in the thread analyzer. We use the µZ fixed-point
engine in Z3 [15] to solve Datalog constraints that encode the
feasibility of interference combinations.
We implemented the state-of-the-art MM-oblivious abstract in-
terpretation method of Miné [49], and the SC-specific method,
Watts [40], on the same platform to facilitate experimental evalua-
tion. We also compared against a previously implemented version
of Duet [17, 18]. While Duet may be unsound, andWatts is un-
sound, we include their results because they are closely related to
our new technique.
All methods implemented in FruitTree use the clustering and
property-directed optimizations [40], where clustering considers
interferences only within sets of loads, similar to the packing of
relational domains, and property-direction filters interference com-
binations unrelated to properties under test. These optimizations
reduce the number of interference combinations, which is crucial
since it grows exponentially with respect to program’s size.
We evaluated FruitTree on a large set of programs written
using the POSIX threads. These benchmarks fall into two cate-
gories. The first are 209 litmus tests exposing non-SC behaviors
under various processor-level memory models [8]. The second are
52 larger applications [17, 60, 61], including several Linux device
drivers. The benchmarks total 61,981 lines of code. The properties
under verification are assertions embedded in the program’s source
code: a property is valid if and only if the assertion holds over all
executions under a given memory model.
Our experiments were designed to answer the following research
questions: (1) Is our new method more effective than prior tech-
niques in obtaining correctness proofs on relaxed memory? (2) Is
our new method more accurate than prior techniques in detecting
potential violations on relaxed memory? (3) Is our new method
reasonably efficient when used as a static program analysis tech-
nique? We conducted all experiments on a Linux computer with 8
GB RAM, and a 2.60 GHz CPU.
6.1 Litmus Test Results
First, we present the litmus test results. Since these programs are
small in terms of code size, all methods under evaluation (Miné,
Watts, Duet, and FruitTree) finished quickly. Thus, our focus
is not on comparing the runtime performance but comparing the
accuracy of their results. Specifically, we compare our method to
these state-of-the-art techniques in terms of the number of true
proofs, bogus proofs, true alarms, and bogus alarms.
Here, a bogus alarm is a valid property which cannot be proved.
A bogus proof is a property which may be violated yet is unsoundly
and incorrectly proved. The litmus tests are particularly useful not
only because they cover corner cases, but also because we know a
priori if a property holds or not.
Table 1: Results on the litmus test programs under TSO.
Method True Alarm Bogus Alarm True Proof Bogus Proof Time (s)
Miné [49] 77 207 8 0 12.9
Duet [17] 77 181 34* 0 473.1
Watts [40] 63 13 0 216⋆ 71.0
FruitTree 77 72 143 0 89.2
Table 1 summarizes the litmus test results under TSO. The first
column shows the name of each method, and the next four show the
number of true alarms, bogus alarms, true proofs, and bogus proofs
generated by each method, respectively. Since Watts [40] was
designed to be SC-specific, it ignores non-SC behaviors, meaning
its proofs are unsound under weaker memory (marked by ⋆). The
last column is the total analysis time over all tests.
Overall, the results show the prior thread-modular technique of
Miné admits many infeasible executions thus leading to 207 bogus
alarms. Duet reported 181 bogus alarms. In contrast, our method
(FruitTree) reported only 72 bogus alarms, together with 143 true
proofs. Therefore, it is more accurate than these prior techniques.
AlthoughWatts reported only 13 bogus alarms, it is unsound
for TSO: it only considers SC behaviors and cannot be trusted.
Furthermore, the soundness of Duet under TSO or any other non-
SC memory model was not clear (since Duet was only designed
for SC). Thus, in the result table, its 34 proofs are marked with *.
Table 2: Results on the litmus test programs under PSO.
Method True Alarm Bogus Alarm True Proof Bogus Proof Time (s)
Miné [49] 81 203 8 0 12.9
Duet [17] 81 177 34* 0 473.1
Watts [40] 64 12 0 216⋆ 71.0
FruitTree 81 68 143 0 281.4
Table 2 summarizes the results under PSO. Again,Wattsmay be
unsound for weak memory. The same litmus programs were used
under PSO as in TSO but the properties changed, i.e., whether an
alarm is true or bogus. Note that Miné only verified 8 properties,
Duet verified 34, whereas our method verified 143.
Table 3: Results on the litmus test programs under RMO.
Method True Alarm Bogus Alarm True Proof Bogus Proof Time (s)
Miné [49] 28 67 8 0 4.9
Duet [17] 11 58 34 0 187.8
Watts [40] 0 0⋆ 75 28⋆ 33.9
FruitTree 28 13 62 0 46.9
Table 3 summarizes the results under RMO. Under RMO, a dif-
ferent set of litmus programs were used since the instruction set
for processors using RMO differs from TSO and PSO. Nevertheless,
we observed similar results: FruitTree obtained significantly more
true proofs and fewer bogus alarms than the other methods.
In general, our method was more accurate than prior techniques.
However, since the analysis is over-approximated, it does not elim-
inate all bogus alarms. Currently, most bogus alarms reported by
FruitTree require reasoning across more than two threads, e.g.,
the correctness of a property may require reasoning that thread T1
reading x = 1 from thread T2 implies y = 1 in thread T3. Since our
method is thread-modular—threads are analyzed individually by
abstracting all other threads into a set of interferences—it cannot
capture ordering constraints involving more than two threads. In
principle, this limitation can be lifted by extending our interference
feasibility analysis: we leave this as future work.
6.2 Results on Larger Applications
Next, we present our results on the larger benchmark programs.
Since execution time is no longer negligible, we compare, across
methods, both the run time and accuracy. However, since the pro-
grams are larger (60K lines of code) and there are far too many
properties to manually inspecting each case, we do not report the
number of bogus alarms and bogus proofs due to lack of the ground
truth. Instead, we compare the total number of proofs reported by
each method, to show our method is more accurate even though
all methods are approximate.
Table 4 shows our results under TSO, where ⋆ and * mark the
unsoundly verified properties. Since the results for PSO and RMO
are similar to Table 4, we omit them for brevity. Column 1 of this
table shows the name of the benchmark program. Columns 2–3,
4–5, 6–7, and 8–9 show the run time and number of properties
verified by Miné, Duet,Watts, and FruitTree, respectively.
Again, while the proofs reported by FruitTree and Miné’s
method are sound, the proofs reported byWatts are not, and the
soundness of Duet on weak memory is unclear.
Overall, FruitTree proved 4,577 properties compared to only
1,712 proved byMiné, an increase of 2.7x more properties relative to
prior state-of-the-art. Additionally, though Duet may be unsound,
it proved only 2,432 properties. The definitely-unsound Watts
“proved” 4,583 properties, possibly including bogus proofs.
In terms of the run time, FruitTree took 5,387 seconds, which
is similar to Watts, and slower than Duet and Miné. However,
the additional time is well justified due to the significant increase
in the number of proofs. Furthermore, the runtime performance
– proving 1 property per second – remains competitive as a static
analysis technique.
To summarize, our new method has modest runtime overhead
compared to prior techniques, but vastly improved accuracy in
terms of the analysis results, and is provably sound in handling not
only SC but also three other processor-level memory models.
7 RELATEDWORK
We reviewed prior work on thread-modular abstract interpretation,
which are either MM-oblivious [47–49] or SC-specific [40] in pro-
cessor memory-models. There are also techniques [17, 18, 35, 53]
that are not thread-modular.
There are code-transformation techniques [14, 39, 45] that trans-
form a non-SC program into an SC program and then apply abstract
interpretation. They generally follow the sequentialization approach
pioneered by Lal and Reps [41], with a focus on code transforma-
tion as opposed to abstract interpretation. To ensure termination,
they make various assumptions to bound the program’s behavior.
Furthermore, they are not thread-modular, and often do not directly
handle C code. Instead, they admit only models of concurrent pro-
grams written in artificial languages; because of this, we were not
able to perform a direct experimental comparison.
In the context of bounded model checking, Alglave et al. pro-
posed several methods for concurrent software on relaxed memory.
They are based on either sequentializing concurrent programs [8]
or encoding weak memory semantics using SAT/SMT solvers [7, 9].
Table 4: Results on larger applications (total of 61,981 LOC).
Minè [49] Duet [17] Watts [40] FruitTree
Name Time Verif Time Verif Time Verif Time Verif
thread00 0.01 0 1.1 0 0.03 0 0.03 0
threadcreate01 0.02 1 0.8 1 0.05 2 0.04 2
threadcreate02 0.02 1 0.7 2 0.03 2 0.03 2
sync_01_true 0.03 1 1.3 1 0.06 1 0.06 1
sync_02_true 0.03 1 1.2 1 0.07 1 0.07 1
intra01 0.02 1 1.2 0 0.04 2 0.04 2
dekker1 0.10 3 1.3 2 6.1 4 6.6 4
fk2012_v2 0.04 3 1.4 3 0.3 4 0.2 4
keybISR 0.04 4 1.2 4 2.1 6 2.3 5
ib700wdt_01 1.7 23 1.8 35 14.5 46 11.4 46
ib700wdt_02 13.2 63 2.7 95 108.4 126 89.4 126
ib700wdt_03 23.1 81 2.8 122 178.4 162 156.3 162
i8xx_tco_01 1.0 14 2.8 28 97.4 39 53.3 39
i8xx_tco_02 8.5 34 4.6 68 1288.3 99 757.3 99
i8xx_tco_03 10.7 37 4.7 74 1677.0 108 952.3 108
machzwd_01 0.6 14 1.3 14 107.5 35 42.1 34
machzwd_02 1.6 24 1.4 24 240.5 65 75.3 64
machzwd_03 4.1 39 1.8 39 488.7 110 128.9 109
mixcomwd_01 0.8 12 1.9 21 169.3 34 15.3 33
mixcomwd_02 2.2 32 4.4 41 768.0 64 61.7 63
mixcomwd_03 3.5 64 2.9 65 88.3 100 84.0 100
pcwd_01 0.7 10 0.9 22 1.8 31 1.4 31
pcwd_02 4.4 27 1.3 56 8.5 82 6.8 82
pcwd_03 10.2 40 1.7 82 18.5 121 15.4 121
pcwd_04 25.4 60 2.1 122 46.1 181 39.8 181
sbc60xxwdt_01 1.1 21 2.0 0 4.9 43 3.0 43
sbc60xxwdt_02 3.3 40 2.3 0 13.7 81 8.0 81
sbc60xxwdt_03 7.0 60 3.2 0 33.4 121 17.9 121
sc1200wdt_01 1.0 22 1.3 10 15.1 33 10.6 33
sc1200wdt_02 6.9 58 2.2 28 64.5 87 47.6 87
sc1200wdt_03 26.2 102 3.3 50 197.0 153 146.7 153
smsc37b787wdt_01 1.0 22 1.2 23 16.7 46 12.0 46
smsc37b787wdt_02 9.2 76 2.3 77 91.4 154 67.3 154
smsc37b787wdt_03 26.4 130 3.4 131 286.1 262 197.5 262
sc520wdt_01 1.5 15 1.1 16 15.6 45 11.0 45
sc520wdt_02 12.6 41 1.7 42 74.1 123 56.0 123
sc520wdt_03 27.8 58 2.2 59 155.6 174 116.9 174
w83877fwdt_01 12.5 34 1.8 34 83.9 137 71.0 137
w83877fwdt_02 29.0 50 2.3 50 189.6 201 159.6 201
w83877fwdt_03 54.2 66 2.7 66 357.9 265 301.9 265
wdt01 0.2 3 1.4 13 65.9 14 27.6 14
wdt02 0.3 5 1.5 21 600.2 22 306.5 22
wdt03 0.5 6 1.5 25 1479.1 26 766.2 26
wdt977_01 1.3 9 1.9 35 83.0 43 49.7 43
wdt977_02 2.4 13 2.3 51 115.6 63 76.0 63
wdt977_03 8.2 25 2.9 99 264.9 123 193.9 123
wdt_pci01 1.2 11 1.1 31 5.9 52 4.6 52
wdt_pci02 8.9 31 1.8 91 33.2 152 26.3 152
wdt_pci03 23.9 51 3.0 151 93.5 252 72.7 252
pcwd_pci_01 4.7 56 1.3 89 27.2 116 21.1 116
pcwd_pci_02 9.8 70 1.4 132 52.6 158 40.6 158
pcwd_pci_03 20.3 88 2.0 186 97.7 212 72.7 212
Total 415 s 1752 106 s 2432* 9830 s 4583⋆ 5387 s 4577
Alglave et al. also developed techniques for modeling and testing
weak-memory semantics of real processors [10], and characterized
the memory models of some GPUs [6]. However, these techniques
are primarily for detecting buggy behaviors as opposed to proving
that such behaviors do not exist.
In the context of systematic testing, often based on stateless
model checking [22, 25, 64] or predictive analysis [33, 54, 56, 57, 62,
63], a number of methods have been proposed to handle weak mem-
ory such as TSO/PSO [1, 16, 34, 67], PowerPC [2], and C++11 [51,
52]. However, since they rely on concretely executing the program,
and require the user to provide test inputs, they can only be used
to detect bugs. That is, since testing does not cover all program
behaviors, if no bug is detected, these methods cannot obtain a
correctness proof. In contrast, our method is based on abstract
interpretation, which covers all possible program behaviors and
therefore is geared toward obtaining correctness proofs.
Thread-modular analysis was also used in model checking [23,
24], where it was combined with predicate abstraction [29] to help
mitigate state explosion and thus increase the scalability. However,
model checking is significantly different from abstract interpreta-
tion in that each thread must be first abstracted into a finite-state
model. Thread-modular analysis was also used to conduct shape
analysis [26] and prove thread termination [12]. Hoenicke et al. [31]
introduced a hierarchy of proof systems that leverage thread mod-
ularity in compositional verification on SC memory.
Similar to the interference analysis in Watts [40], we check
the feasibility of thread interactions using Datalog. Datalog-based
declarative program analysis was a framework introduced by Wha-
ley and Lam [66]. Previously, it has been used to implement points-
to [11, 42], dependency [28, 59] and change-impact analyses [27],
uncover security bugs [44] and detect data races [50].
In abstract interpretation of sequential programs, Miné [46] pro-
posed a technique for abstracting the global memory into a set
of byte-level cells to support a variety of casts and union types.
Ferrara et al. [20, 21] integrated heap abstraction and numerical
abstraction during static analysis, where the heap is represented
as disjunctions of points-to constraints based on values. Jeannet
and Serwe [38] also proposed a method for abstracting the data and
control portions of a call-stack for analyzing sequential programs
with potentially infinite recursion. Subsequently, Jeannet [36] ex-
tended the work to handle concurrent programs as well. However,
none of these methods was designed specifically for handling weak
memory models.
8 CONCLUSIONS
We have presented a thread-modular static analysis method for
concurrent programs under weak memory models, building upon a
lightweight constraint system for quickly identifying the infeasibil-
ity of thread interference combinations, so they are skipped during
the expensive abstract-interpretation based analysis. The constraint
system is also general enough to handle a range of processor-level
memory models. We have implemented the method and conducted
experiments on a large number of benchmark programs.We showed
the new method significantly outperformed three state-of-the-art
techniques in terms of accuracy while maintaining only a moderate
runtime overhead.
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